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Abstract: Current power systems will suffer from increasing pressure as a result of an upsurge in
demand and will experience an ever-growing penetration of distributed power generation, which
are factors that will contribute to a higher of incidence fault current levels. Fault current limiters
(FCLs) are key power electronic devices. They are able to limit the prospective fault current without
completely disconnecting in cases in which a fault occurs, for instance, in a power transmission grid.
This paper proposes a new type of FCL capable of fault current limiting in two steps. In this way, the
FCLs’ power electronic switches experience significantly less stress and their overall performance will
significantly increase. The proposed device is essentially a controllable H bridge type fault current
limiter (HBFCL) that is comprised of two variable inductances, which operate to reduce current of
main switch in the first stage of current limiting. In the next step, the main switch can limit the fault
current while it becomes open. Simulation studies are carried out using MATLAB and its prototype
setup is built and tested. The comparison of experimental and simulation results indicates that the
proposed HBFCL is a promising solution to address protection issues.
Keywords: fault current limiter; microgrid protection; power quality; fault current; H bridge
1. Introduction
The immense global growth in energy demand will require additional power generation as well
as an efficient, reliable complex meshed power distribution. The existing power grids will experience,
in the near future, a growing burden due to an upsurge in electricity demand and will experience an
ever-growing penetration of distributed power generation, which are factors that will contribute to a
higher incidence of fault current levels. The massive growth of gird interconnection and integration of
distributed generators (DGs) increase the network fault current level [1–4]. The solid-state fault current
limiter (FCL) is a fast protection device that includes a DC reactor and solid-state switches [1–4]. The
voltage source converters (VSCs) of HVDC systems are sensitive to the fault current. Recently, they
have been combined with appropriate FCLs to protect them [5,6]. There are other types of FCLs that
have been introduced in the literature. A resistive superconductor FCL based on variable resistance,
which is very complex and costly, has been presented in the works of [7,8]. The bridge type FCLs
based on DC reactor have been studied in the literature [9–12]. The AC/DC reactor based FCL has
been presented in the work of [13]. In this FCL, two-stage operation decreases the voltage stress on
the solid-state switches. The other well-known FCL type are the resonance type FCLs, which have
high transient voltage, and this is their most important challenge [14,15]. A series two-stage FCL
Electronics 2019, 8, 795; doi:10.3390/electronics8070795 www.mdpi.com/journal/electronics
Electronics 2019, 8, 795 2 of 12
that behaves by operation of the solid-state switch in the secondary winding is introduced in the
works of [16,17]. Saturated core FCL based on DC bias saturation and the series coil is studied in the
literature [18–24]. In this type, the electronic switch connects to DC saturation current and does not
have any conflict with the line current. Superconductive FCLs have been investigated for limiting
the fault current in the microgrid [25,26]. FCLs can preserve microgrid from AC grid fault currents
because the AC/DC microgrid should be protected in both the AC and DC sides [27]. Novel types of
magnetic based FCLs are analyzed in the works of [28,29] to improve the performance of FCL for a
power grid. Flux coupled FCLs and bridge type solid-state FCLs [30,31] are used to design a novel H
bridge type fault current limiter (HBFCL).
The rest of this paper is organized as follows. In Section 2, the HBFCL structure is presented.
In Section 3, the analytical studies are given and, in the next section, the simulation results of the
proposed HBFCL are presented. In Section 5, the experimental test results are presented and, finally,
the conclusion is drawn.
2. Proposed HBFCL Configuration
The proposed HBFCL is connected in series with the line to protect the point of common coupling
(PCC) of the microgrid against the fault current. The HBFCL includes four inductors, L1–L4, as shown
in Figure 1. An antiparallel power electronic IGBTs, that is, G1 and G2, are connected as main switches
to the middle branch of the H bridge. L3 and L4 are coupled with L5 and L6, respectively. The power
electronic switch, G3 and G4, and rectifier diodes, D1–D4, are connected to these coupled inductances.
After switching of IGBT switches (G3 and G4), L5 and L6 are bypassed and two levels for L3 and L4 in
the different modes are configured.
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2. Proposed HBFCL Configuration 
The proposed HBFCL is connected in series with the line to protect the point of common 
coupling (PCC) of the microgrid against the fault current. The HBFCL includes four inductors, L1–L4, 
as shown in Figure 1. An antiparallel power electronic IGBTs, that is, G1 and G2, are connected as 
main switches to the middle branch of the H bridge. L3 and L4 are coupled with L5 and L6, respectively. 
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2.1. Normal Operation Mode
In this mode, as shown in Figure 2a, the secondary sides of L3 and L4 are short-circuited via IGBTs
and the inductors are modeled by their leakage inductance and a small resistance. Considering L1 and
L2 values, high inductive current is carried by L3, L4, G1, and G2. During the normal operation mode,
all of the IGBT switches are in ON state and the maximum power flow is passed by the HBFCL.
2.2. Pre-Limiting Mode
After fault occurrence, the IGBTs G3 and G4 become turned-off and the main breaker SW1, which
includes series antiparallel switches that is shown as G1, and G2 change to turned-off state. In the off
state of G3 and G4, the inductance of L3 and L4 increases and the current of the main switch, that is,
SW1, decreases to a low value. Figure 2b shows the equivalent circuit of the pre-limiting mode.
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2.3. Fault Current Limiting Mode
In this mode, the current of the SW1 decreases and it can safely be opened. In this case, the limited
fault current is divided between two parallel branches, which include series connection of L1, L3 and
L2, L4.
3. Analytical Studies
3.1. Steady-State Mode
Analytical studies are presented based on the three operation states of the proposed HBFCL. In
the first state, there is no fault in the system. In this case, the microgrid equivalent circuit is shown in
Figure 2a and the analytical study is done according to this circuit. In this case, the current and voltage
is sinusoidal and we have the following:
iline =
VS
ZS + ZHBFCL + Zline + R f ault
, (1)
where
ZHBFCL = (r3 + r4) + j(XL3 +XL4), (2)
VHBFCL = iline((r3 + r4) + j(XL3 +XL4)), (3)
and
VPCC = VS − iline((r3 + r4) + j(XL3 +XL4) + ZS), (4)
where Vs, VHBFCL, VPCC are source voltage, HBFCL voltage drop, and voltage of point of common
coupling, respectively. iline is line current. LL3, LL4, r3, and r4 are leakage inductances and resistances
of L3 and L4, respectively. Zs, ZHBFCL, and Zline are impedances of the source, HBFCL, and line,
respectively. Rfault is resistance of the fault.
During normal operation, the power loss is calculated with Equation (5).
Ploss = PCu(L3) + PCu(L4) + PCu(L5) + PCu(L6) + PSW1 + PSW2 + PSW3, (5)
where
PCu = iline2 × r3 + iline2 × r4 + isc2 × r5 + isc2 × r6, (6)
PSW = iline ×VSW1 + 2(isc ×VSW2). (7)
The power loss depends directly on the line current, inductor secondary current, switching voltage,
and coil resistance.
According to Equations (5)–(7), the HBFCL power loss is negligible by decreasing coil resistance
and using the series power IGBT switch.
3.2. Pre-Fault Limiting Mode
In fault occurrence, G3 and G4 change the H bridge topology and limit the fault current, and we
have the following equation.
XL1 ×XL2 = XL3 ×XL4 = (2pi f )2L1 × L2 = (2pi f )2L3 × L4, (8)
where XL1 to XL4 are reactor impedances while the secondary side is open-circuited and f is the
network frequency.
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3.3. Fault Current Limiting Dynamic Mode
Considering Figure 2c, we have the following equations:
2L1 = L2, 2L4 = L3, L = L1 = L4, (9)
LHBFCL =
(L1 + L3)(L2 + L4)
(L1 + L3) + (L2 + L4)
=
3
2
L, (10)
and
−VS(t) + ilinereq + (Leq)dilinedt = 0, (11)
and in which
iline(t) = Ae
− reqLeq t + BVm sin(ωt− θ), (12)
where A and B are determined based on initial condition.
req = rS + rline + rHBFCL + R f ault (13)
Leq = LS + Lline +
3
2
L (14)
4. Control Strategy
Figure 3 shows the control system block diagram based on the proposed HBFCL.
1 
 
 
Figure 3. HBFCL control block diagram.
In this system, represented by the HBFCL control block diagram from Figure 3, the current and
voltage signals are monitored via current and voltage transformers are measured and send to a digital
(A/D) sampler to make the digital data. In fault cases, the current rate is raised and the rms value of the
current is compared with the reference value, that is, 1.2 p.u. The voltage signal is sampled by the A/D
block and its rms value is compared with the reference voltage. A step generator drives IGBT switches.
The main switches are driven after a very small delay to meet the HBFCL self-protection and limit the
fault current in two steps. After fault current limitation, a timer resets the step generator to turn-on
G1–G4 for checking the fault clearance.
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5. Simulation Results
In this section, simulation results are carried out considering the system configuration shown in
Figure 1. The electrical network parameters are listed in Table 1.
Table 1. The values of the H bridge type fault current limiter (HBFCL) parameters.
Symbol Description Value
VS Source voltage 20 kV
rs Source resistance 0.1 Ω
rline Line resistance 0.1 Ω
rf Fault resistance 0.01 Ω
LS Source inductance 10 mH
Lline Line inductance 10 mH
L1 HBFCL first inductance 0.1 H
L2 HBFCL second inductance 0.2 H
L3 HBFCL third inductance 0.2 H
L4 HBFCL fourth inductance 0.1 H
In order to be able to monitor the fault cases, the line to ground fault is applied to the network and
the proposed HBFCL is connected in series in the line. To verify the proposed HBFCL effectiveness,
two cases are considered to obtain the simulation results, that is, fault current without HBFCL effect
and limited fault current with HBFCL effect, as shown in the following subsections.
5.1. Fault Condition without HBFCL Effect
In this section, the proposed electrical system shown in Figure 1 is simulated without the HBFCL
effect. Figure 4 shows the line current provided by the main feeder during the normal and fault
operation modes. During the normal operation mode, the line current amplitude is 200 A till t1. After
fault occurrences in t1, the fault current is increased and its first peak amplitude reaches 6300 A.
Accordingly, if bus bar base current assumes 1000 A fault first peak is 6.1 p.u, which shows studied
bus-bar high strength and high possible fault current.
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As shown in Figure 5, the PCC voltage has 20 kV amplitude during the normal operation mode,
and after fault occurrences, its amplitude experiences deep voltage sag and decreases to 10 kV.
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5.2. Fault Condition with HBFCL Effect
Connecting the proposed HBFCL as a protection device to the line, the fault current is decreased
to an acceptable level, as shown in Figure 6.Electronics 2019, 8, x FOR PEER REVIEW 8 of 13 
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In order to control the fault current, IGBTs change the HBFCL topology in two steps. In t1, 100 ms
fault is occurred while between t1 and t2, 102 ms HBFCL control system recognizes the fault but
HBFCL is not operated. In t2, SW2 and SW3 are turned off and current is limited by increasing L1
and L2 impedance, as shown in Figure 6a. After a small delay, the main switch SW1 is turned off and
current is decreased to nominal current. Considering the HBFCL limiting strategy, the first peak of
the fault current is limited to 1 kA. Figure 6b shows the PCC voltage during normal, transient, and
fault states. Considering the switching transient recovery voltage (TRV) between t2 and t3, the TRV
peak has an acceptable rate in the first switching and second switching; it is damped very well for safe
switching action.
In Figure 7, it is possible to observe the SW2 and SW3 effect on the PCC transient recovery voltage
and the SW1 transient recovery voltage after the 100 ms instant, in which a transition from the normal
operating mode to the fault limiting mode can be observed. This effect can also be observed in more
detail in the expanded view of Figure 7.Electronics 2019, 8, x FOR PEER REVIEW 9 of 13 
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6. Simulation Results
In this section, the laboratory test prototype is built and tested to verify the simulation results.
The parameters values are listed in Table 2 and the proposed prototype is shown in Figure 9.
Table 2. The values of prototype parameters.
Symbol Description Value
VS Source voltage 20 kV
rs Source resistance 0.1 Ω
rline Resistance 0.1 Ω
rf Resistance 0.01 Ω
LS Source inductance 10 mH
Lline Open core 30 turns inductor 10 mH
L1 E-I core inductor 0.1 H
L2 E-I core inductor 50 mH
L3 E-I core inductor 0.1 H
L4 E-I core inductor 0.2 H
Rload Variable 100 W resistor 0–100 Ω
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.
The prototype shown in Figure 9 includes four inductors created by E-I 56 core and 0.5 mm2 wire.
Core saturation has occurred in approximately 6 A, which is out of the test range. The IGBTs with part
number (STGP10NC60H) as an SW1 and SW3 are used in the prototype structure. The control circuit is
made by NODE MCU hardware and it has independent current and voltage sensors. This hardware
sends the proper pulses to IGBTs via drivers. An autotransformer is used as an electrical source and
a variable resistance is used as an electrical load. The line to ground fault is applied by 25 A, 500 V
solid-state relay.
The voltage and current signals during the normal and fault operation modes are presented in
Figure 10a–c.
In Figure 10a, current waveform is shown during the normal and fault operation where the current
amplitude in normal condition is 1 A. In t1, fault is applied to the setup and the line current raises and
reaches 3 A. This result is in fair agreement with the simulation result shown in Figure 6a. Moreover,
the main switch current is measured and considered in three states, that is, normal condition, fault
pre-limiting mode, and turning off the main switch. Pre-limiting operation is carried out by SW2 and
SW3 operation, which decreases the line current. The main switch is SW1 and its operation causes safe
and easy current interruption. Figure 10b shows the PCC voltage profile during the normal and fault
conditions. In the normal operation, PCC voltage is 24 V; after fault occurrences, the peak voltage
reaches 40 V. By operating the main switch, transient voltage peak value decreases to 32 V and, after
HBFCL operation, the PCC voltage is fixed to 23 V. This signal closely agreed with the simulation
Electronics 2019, 8, 795 10 of 12
result shown in Figure 7. Figure 10c shows the SW1 current in fair agreement with the simulation
results shown in Figure 6b.
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7. Conclusions
Power systems will suffer a growing pressure as a result of an upsurge in electricity demand and
an increasing penetration of distributed power generation, which will cause, in turn, a higher incidence
of fault current levels. Therefore, in order to mitigate such potential problems, in this paper, a new type
of FCL named H bridge fault current limiter (HBFCL) is proposed. The simulation and experimental
results show the appropriate operation of the proposed HBFCL during the normal, transient, and
fault conditions. Dissipation of fault energy in the four inductors and fault current limiting by three
solid-state switches are a successful method that improves performance of the HBFCL. Experimental
tests validate the performed simulations in this paper. They demonstrate that the PCC voltage can be
successfully protected against the TRV.
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